# Memory Consistency

Chris Rossbach

# Outline for Today

- Questions?
- Administrivia
  - Lab 3 looms large: Go go go!
- Agenda
  - Memory Consistency
  - Message Passing background
  - Concurrency in Go
  - Thoughts and guidance on Lab 3

• Acknowledgements: Rob Pike's 2012 Go presentation is excellent, and I borrowed from it: https://talks.golang.org/2012/concurrency.slide

# Memory Consistency

# Memory Consistency

- Formal specification of memory semantics
  - Statement of how shared memory will behave with multiple CPUs
  - Ordering of reads and writes

# Memory Consistency

- Formal specification of memory semantics
  - Statement of how shared memory will behave with multiple CPUs
  - Ordering of reads and writes
- Memory Consistency != Cache Coherence
  - Coherence: propagate updates to cached copies
    - Invalidate vs. Update
  - Coherence vs. Consistency?
    - **Coherence:** ordering of ops. at a single location
    - **Consistency:** ordering of ops. at multiple locations

#### Consistency: Canonical Challenge

Initially, Flag1 = Flag2 = 0

 P1
 P2

 Flag1 = 1
 Flag2 = 1

 if (Flag2 == 0)
 if (Flag1 == 0)

 enter CS
 enter CS

#### Consistency: Canonical Challenge

Initially, Flag1 = Flag2 = 0

# P1 P2 Flag1 = 1 Flag2 = 1 if (Flag2 == 0) if (Flag1 == 0) enter CS enter CS

Can both P1 and P2 wind up in the critical section at the same time?

#### Consistency: Canonical Challenge





#### Write Buffers

- P\_0 write  $\rightarrow$  queue op in write buffer, proceed
- P\_0 read  $\rightarrow$  look in write buffer,
- $P_{(x != 0)}$  read  $\rightarrow$  old value: write buffer hasn't drained

- Result of *any* execution is same as if all operations execute on a uniprocessor
- Operations on each processor are *totally ordered* in the sequence and respect program order for each processor



- Result of *any* execution is same as if all operations execute on a uniprocessor
- Operations on each processor are *totally ordered* in the sequence and respect program order for each processor



- In program order
- Read returns value of last write

- Program Order
  - Processor's memory operations must complete in program order

- Program Order
  - Processor's memory operations must complete in program order
- Write Atomicity
  - Writes to the same location seen by all other CPUs
  - Subsequent reads must not return value of a write until propagated to all
  - Note: write atomicity  $\rightarrow$  property of *schedule*: writes *appear* atomic

- Program Order
  - Processor's memory operations must complete in program order
- Write Atomicity
  - Writes to the same location seen by all other CPUs
  - Subsequent reads must not return value of a write until propagated to all
  - Note: write atomicity  $\rightarrow$  property of *schedule*: writes *appear* atomic
- Write acknowledgements are necessary
  - Cache coherence provides these properties for a *cache-only* system

- Program Order
  - Processor's memory operations must complete in program order
- Write Atomicity
  - Writes to the same location seen by all other CPUs
  - Subsequent reads must not return value of a write until propagated to all
  - Note: write atomicity  $\rightarrow$  property of *schedule*: writes *appear* atomic
- Write acknowledgements are necessary
  - Cache coherence provides these properties for a *cache-only* system

Disadvantages:

- Difficult to implement!
  - Coherence to (e.g.) write buffers is hard
- Sacrifices many potential optimizations
  - Hardware (cache) and software (compiler)
  - Major performance hit

#### Sequential Consistency: Canonical Example

Initially, Flag1 = Flag2 = 0

 P1
 P2

 Flag1 = 1
 Flag2 = 1

 if (Flag2 == 0)
 if (Flag1 == 0)

 enter CS
 enter CS

#### Sequential Consistency: Canonical Example

Initially, Flag1 = Flag2 = 0

# P1 P2 Flag1 = 1 Flag2 = 1 if (Flag2 == 0) if (Flag1 == 0) enter CS enter CS

Can both P1 and P2 wind up in the critical section at the same time?

In an SC system NO

- weaker than strict/strong consistency
  - All operations are executed in *some* sequential order
  - each process issues operations in program order
    - Any valid interleaving is allowed
    - All agree on the same interleaving
    - Each process preserves its program order

P1: W	(x)a			P1: W(x)a		
P2:	W(x)b			P2:	W(x)b	
P3:		R(x)b	R(x)a	P3:	R(x)b	R(x)a
P4:		R(x)b	R(x)a	P4:	R(x)	a R(x)b
		(a)			(b)	

- weaker than strict/strong consistency
  - All operations are executed in *some* sequential order
  - each process issues operations in program order
    - Any valid interleaving is allowed
    - All agree on the same interleaving
    - Each process preserves its program order

P1:	W(x)a		
P2:	W(x)b		
<b>P</b> 3:		R(x)b	R(x)a
P4:		R(x)b	R(x)a

P1:	W(x)a		
P2:	W(x)b		
<b>P3</b> :		R(x)b	R(x)a
P4:		R(x)a	a R(x)b
		(b)	

• Why is this weaker than strict/strong?

- weaker than strict/strong consistency
  - All operations are executed in *some* sequential order
  - each process issues operations in program order
    - Any valid interleaving is allowed
    - All agree on the same interleaving
    - Each process preserves its program order

P1:	W(x)a		
P2:	W(x)b		
<b>P</b> 3:		R(x)b	R(x)a
P4:		R(x)b	R(x)a

<b>P1</b> :	W(x)a		
P2:	W(x)b		
<b>P3</b> :		R(x)b	R(x)a
P4:		R(x)a	R(x)b
		(b)	

- Why is this weaker than strict/strong?
- Nothing is said about "most recent write"

# More Consistency Motivation

Initially, A = B = 0

How many possible final values of register1?



# More Consistency Motivation

Initially, A = B = 0

How many possible final values of register1?

 P1
 P2
 P3

 A = 1 if (A == 1)
 B = 1 

 B = 1 if (B == 1)

 register 1 = A

Key issue:

- P2 and P3 may not see writes to A, B in the same order
- Implication: P3 can see B == 1, but A == 0 which is incorrect
- Wait! Why would this happen?

# More Consistency Motivation

Initially, A = B = 0

How many possible final values of register1?

 P1
 P2
 P3

 A = 1 if (A == 1)
 B = 1

 B = 1 if (B == 1)

Key issue:

- P2 and P3 may not see writes to A, B in the same order
- Implication: P3 can see B == 1, but A == 0 which is incorrect
- Wait! Why would this happen?

Sources of re-ordering:

- Post-retirement store queues
- Load queues
- register  $1 = A^{\circ}$  O-o-O instruction processing
  - Non-Uniform topologies
  - Compiler optimizations

#### Consistency:

Each "flavor" is some combination of allowed/supported optimizations

# Why Relax Consistency?

- Motivation, originally
  - Allow in-order processors to overlap store latency with other work
  - "Other work" depends on loads, so loads bypass stores using a *store queue*
- PC (processor consistency), SPARC TSO, IBM/370
  - Just relax read-to-write program order requirement
- Subsequently
  - Hide latency of one store with latency of other stores
  - Stores to be performed OOO with respect to each other
  - Breaks SC even further
- This led to definition of SPARC PSO/RMO, WO, PowerPC WC, Itanium
- What's the problem with relaxed consistency?
  - Shared memory programs can break if not written for specific cons. model

• **Program Order** relaxations (different locations)

•  $W \rightarrow R$ ;  $W \rightarrow W$ ;  $R \rightarrow R/W$ 

- **Program Order** relaxations (different locations)
  - $W \rightarrow R$ ;  $W \rightarrow W$ ;  $R \rightarrow R/W$
- Write Atomicity relaxations
  - Read returns another processor's Write early

- **Program Order** relaxations (different locations)
  - $W \rightarrow R$ ;  $W \rightarrow W$ ;  $R \rightarrow R/W$
- Write Atomicity relaxations
  - Read returns another processor's Write early
- *Requirement:* synchronization primitives for safety
  - Fence, barrier instructions etc

- **Program Order** relaxations (different locations)
  - $W \rightarrow R$ ;  $W \rightarrow W$ ;  $R \rightarrow R/W$
- Write Atomicity relaxations
  - Read returns another processor's V
- Requirement: synchronization pri
  - Fence, barrier instructions etc

Relaxation	$W \rightarrow R$	$W \rightarrow W$	$\mathbf{R} \rightarrow \mathbf{R} \mathbf{W}$	Read Others'	Read Own	Safety net
	Order	Order	Order	Write Early	Write Early	
SC [16]					$\checkmark$	
IBM 370 [14]	$\checkmark$					serialization instructions
TSO [20]	$\sim$				$\checkmark$	RMW
PC [13, 12]	$\sim$			$\sim$	$\checkmark$	RMW
PSO [20]	$\checkmark$	$\checkmark$			$\checkmark$	RMW, STBAR
WO [5]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	synchronization
RCsc [13, 12]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	release, acquire, nsync,
PCnc [13, 12]	/	/	/	1		
KCpC [13, 12]	↓ V	V	V	V	V	RMW
Alpha [19]		$\sim$	$\sim$		$\checkmark$	MB, WMB
RMO [21]	$\overline{}$	$\overline{}$	$\overline{}$		$\sim$	various MEMBAR's
PowerPC [17, 4]	$\overline{}$		$\overline{\mathbf{v}}$	$\sim$		SYNC

# **Relaxed** Consis

```
static inline void arch_write_lock(arch_rwlock_t *rw) {
    asm volatile(LOCK_PREFIX_WRITE_LOCK_SUB(%1) "(%0)\n\t"
        "jz 1f\n"
        "call __write_lock_failed\n\t"
        "1:\n"
        ::LOCK_PTR_REG (&rw->write), "i" (RW_LOCK_BIAS) : "memory"); }
```

- **Program Order** relaxations (different locations)
  - $W \rightarrow R$ ;  $W \rightarrow W$ ;  $R \rightarrow R/W$
- Write Atomicity relaxations
  - Read returns another processor's V
- Requirement: synchronization pri
  - Fence, barrier instructions etc

Relaxation	$W \rightarrow R$	$W \rightarrow W$	$R \rightarrow RW$	Read Others'	Read Own	Safety net
	Order	Order	Order	Write Early	Write Early	
SC [16]					$\checkmark$	
IBM 370 [14]	$\checkmark$					serialization instructions
TSO [20]	$\checkmark$				$\checkmark$	RMW
PC [13, 12]	$$			$\sim$	$\checkmark$	RMW
PSO [20]	$\checkmark$				$\checkmark$	RMW, STBAR
WO [5]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	synchronization
RCsc [13, 12]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	release, acquire, nsync, RMW
RCpc [13, 12]	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	release, acquire, nsync, RMW
Alpha [19]		$\sim$	$\sim$			MB, WMB
RMO [21]					$\sim$	various MEMBAR's
PowerPC [17, 4]	$\overline{\checkmark}$	$\overline{}$	$\checkmark$	$\overline{\mathbf{A}}$	$\overline{\checkmark}$	SYNC

- **Program Order** relaxations (different locations)
  - $W \rightarrow R$ ;  $W \rightarrow W$ ;  $R \rightarrow R/W$
- Write Atomicity relaxations
  - Read returns another processor's V
- Requirement: synchronization pri
  - Fence, barrier instructions etc

Relaxation	$W \rightarrow R$	$W \rightarrow W$	$\mathbf{R} \rightarrow \mathbf{R} \mathbf{W}$	Read Others'	Read Own	Safety net
	Order	Order	Order	Write Early	Write Early	
SC [16]					$\checkmark$	
IBM 370 [14]	$\checkmark$					serialization instructions
TSO [20]	$\sim$				$\checkmark$	RMW
PC [13, 12]	$\sim$			$\sim$	$\checkmark$	RMW
PSO [20]	$\checkmark$	$\checkmark$			$\checkmark$	RMW, STBAR
WO [5]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	synchronization
RCsc [13, 12]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	release, acquire, nsync,
PCnc [13, 12]	/	/	/	1		
KCpC [13, 12]	↓ V	V	V	V	V	RMW
Alpha [19]		$\sim$	$\sim$		$\checkmark$	MB, WMB
RMO [21]	$\overline{}$	$\overline{}$	$\overline{}$		$\sim$	various MEMBAR's
PowerPC [17, 4]	$\overline{}$		$\overline{\mathbf{v}}$	$\sim$		SYNC

• **Program Order** relaxations (different locations) • W  $\rightarrow$  R; W  $\rightarrow$  W; R  $\rightarrow$  R/W static inline unsigned long )ns \_\_arch\_spin\_trylock(arch\_spinlock\_t \*lock) essor's V unsigned long tmp, token; tion pri token = LOCK TOKEN;  $W \rightarrow R$  $W \rightarrow W$  $\mathbf{R} \rightarrow \mathbf{R}\mathbf{W}$ Relaxation Read Others Read Own Safety net Order Order Order Write Early Write Early \_asm\_\_ \_\_volatile\_ ( SC [16] etc "1: " PPC\_LWARX(%0,0,%2,1) "\n\ IBM 370 [14] serialization instructions  $\sqrt{}$ cmpwi 0,%0,0\n\ **TSO** [20] RMW PC [13, 12] RMW bne- 2f\n\ PSO [20] RMW, STBAR stwcx. %1,0,%2\n\ WO [5] synchronization  $\sqrt{}$ bne- 1b\n" RCsc [13, 12] 1 release, acquire, nsync, RMW **PPC ACQUIRE BARRIER** RCpc [13, 12]  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$  $\sqrt{}$ release, acquire, nsync,  $\sqrt{}$ "2:" : "=&r" (tmp) RMW MB. WMB Alpha [19]  $\sqrt{}$ : "r" (token), "r" (&lock->slock) **RMO** [21] various MEMBAR's  $\sqrt{}$ : "cr0", "memory"); PowerPC [17, 4] SYNC return tmp; PowerPC

- **Program Order** relaxations (different locations)
  - $W \rightarrow R$ ;  $W \rightarrow W$ ;  $R \rightarrow R/W$
- Write Atomicity relaxations
  - Read returns another processor's V
- Requirement: synchronization pri
  - Fence, barrier instructions etc

Relaxation	$W \rightarrow R$	$W \rightarrow W$	$\mathbf{R} \rightarrow \mathbf{R} \mathbf{W}$	Read Others'	Read Own	Safety net
	Order	Order	Order	Write Early	Write Early	
SC [16]					$\checkmark$	
IBM 370 [14]	$\checkmark$					serialization instructions
TSO [20]	$\sim$				$\checkmark$	RMW
PC [13, 12]	$\sim$			$\sim$	$\checkmark$	RMW
PSO [20]	$\checkmark$	$\checkmark$			$\checkmark$	RMW, STBAR
WO [5]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	synchronization
RCsc [13, 12]	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	release, acquire, nsync,
PCnc [13, 12]	/	/	/	1		
KCpC [13, 12]	↓ V	V	V	V	V	RMW
Alpha [19]		$\sim$	$\sim$		$\checkmark$	MB, WMB
RMO [21]	$\overline{}$	$\overline{}$	$\overline{}$		$\sim$	various MEMBAR's
PowerPC [17, 4]	$\overline{}$		$\overline{\mathbf{v}}$	$\sim$		SYNC

# Some Key Consistency Models

#### **TSO: Total Store Order**

- Stores are totally ordered, reads not
- Differs from PC by allowing early reads of processor's own writes

#### **PC: Processor consistency**

- Writes from processor always respect program order
- Different processors may see different interleavings from different processors

#### **RC: Release Consistency**

- Key insight: only synchronization references need to be ordered
- Hence, relax memory for all other references
  - Enable high-performance OOO implementation
- Programmer labels synchronization references
  - Hardware must carefully order these labeled references
- Labeling schemes:
  - Explicit synchronization ops (acquire/release)
  - Memory fence or memory barrier ops:
    - All preceding ops must finish before following ones begin

#### Another Good SC Exercise

Initially, 
$$x = 0$$
,  $y = 0$ 

P0:		P1:	
1.	x = 1;	1.	a = y;
2.	y = 1;	2.	b = x;

What final values of (a, b) are possible under SC?

#### Another Good SC Exercise

Initially, 
$$x = 0$$
,  $y = 0$ 

P0:		P1:	
1.	x = 1;	1.	a = y;
2.	y = 1;	2.	b = x;

What final values of (a, b) are possible under SC?

(0, 0), (0, 1), (1, 1) Not 1, 0

- Writes from a single processor are received by all other processors in the order they were issued
- Writes from different processors may be seen in a different order by different processors
- Key idea:
  - reflect reality of networks
  - latency between nodes may be different

- Writes from a single processor are received by all other processors in the order they were issued
- Writes from different processors may be seen in a different order by different processors
- Key idea:
  - reflect reality of networks
  - latency between nodes may be different



- Writes from a single processor are received by all other processors in the order they were issued
- Writes from different processors may be seen in a different order by different processors
- Key idea:
  - reflect reality of networks
  - latency between nodes may be different



- 1. P1 sees P0's writes in P0 order
- 2. P1 sees P2's writes in P2 order
- 3. Same for P3
- 4. P3 may see different interleavings of P0, P2 writes than P1 observes

- Writes from a single processor are received by all other processors in the order they were issued
- Writes from different processors may be seen in a different order by different processors
- Key idea:
  - reflect reality of networks
  - latency between nodes may be different



- 1. P1 sees P0's writes in P0 order
- 2. P1 sees P2's writes in P2 order
- 3. Same for P3
- 4. P3 may see different interleavings of P0, P2 writes than P1 observes

- Writes from a single processor are received by all other processors in the order they were issued
- Writes from different processors may be seen in a different order by different processors
- Key idea:
  - reflect reality of networks
  - latency between nodes may be different



- 1. P1 sees P0's writes in P0 order
- 2. P1 sees P2's writes in P2 order
- 3. Same for P3
- 4. P3 may see different interleavings of P0, P2 writes than P1 observes

#### PC Example



### PC Example



- How many different outputs from P3
  - For SC?
  - For PC?

## PC Example



- How many different outputs from P3
  - For SC?
  - For PC?

PC Implementation:

- Store Queues Drain in Order
- Loads check Store Queue to "read own writes"

• Instructions are either "data" or "sync"

- Instructions are either "data" or "sync"
- reordering reads and writes between sync ops ok

- Instructions are either "data" or "sync"
- reordering reads and writes between sync ops ok
- Sync ops must be SC

- Instructions are either "data" or "sync"
- reordering reads and writes between sync ops ok
- Sync ops must be SC



- Instructions are either "data" or "sync"
- reordering reads and writes between sync ops ok
- Sync ops must be SC
- Implementation:
  - Use counters for outstanding ops
  - Counter must be zero for sync to issue
  - No ops can issue until previous sync retires



# RC: Release Consistency

- Extends WO to richer taxonomy of sync and non-sync ops
- Two flavors:
  - RCsc  $\rightarrow$  special operations must be SC
  - RCpc  $\rightarrow$  special operations must be PC



## Understanding How "Safety Nets" Work

Post—wait synchronization



## Understanding How "Safety Nets" Work

Post—wait synchronization



- In SC, this "just works"
- In PC, this works for 2 processors
- In WO, RC, this requires fences

P0:		P1:		
1.	x = 5;	1.	while(!dataReady);	
2.	dataReady = 1;	2.	y = x;	

D	Ω	•
Г	υ	•

D	1	•
Г	т	•

1.	st &x <i>,</i> #5	<ol> <li>L: Id.SYNC R1, &amp;dataReady</li> </ol>
2.	st. <b>SYNC</b> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2, &x

Initially, x = 0, y = 0, dataReady = 0

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x, #5	<ol> <li>L: Id.SYNC R1, &amp;dataReady</li> </ol>
2.	st. <mark>SYNC</mark> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2, &x

#### • SYNC is a fence:

- all previous memory ops complete before SYNC
- No subsequent memory ops issue until after SYNC

Initially, x = 0, y = 0, dataReady = 0

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x <i>,</i> #5	<ol> <li>L: Id.SYNC R1, &amp;dataReady</li> </ol>
2.	st. <b>SYNC</b> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2, &x

• SYNC is a fence:

•

all previous memory ops complete before SYNC

• No subsequent memory ops issue until after SYNC

Does SYNC require communication with other processors?

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x <i>,</i> #5	1. L: Id. <b>SYNC</b> R1, &dataReady
2.	st. <b>SYNC</b> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2, &x

•	SYNC is a fence:	Does SYNC require communication with other processors?
	all previous memory ops complete before SYNC	
	No subsequent memory ops issue until after SYNC	No. SYNC ensures no one can see W(dataReady) -> W(x) by
		forcing st &x to complete before st &dataReady issues

Initially, x = 0, y = 0, dataReady = 0

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

D	Ω	•
Г	υ	•

1. 2.

		•
st &x, #5	1.	L:
st. <b>rel</b> &dataReady, 1	2.	
	2	

#### P1:

1.	L: ld.acq R1, &dataReady
2.	sub R1, #1
3.	bnz R1, L
4.	ld R2, &x

Initially, x = 0, y = 0, dataReady = 0

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x <i>,</i> #5	1. L: ld.acq R1, &dataReady
2.	st. <b>rel</b> &dataReady, 1	2. sub R1 <i>,</i> #1
		3. bnz R1 <i>,</i> L
		4. ld R2 <i>,</i> &x

• rel  $\rightarrow$  all previous memory ops must complete before

•  $acq \rightarrow no$  subsequent memory can ops issue until after

Initially, x = 0, y = 0, dataReady = 0

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x, #5	1. L: ld.acq R1, &dataReady
2.	st. <b>rel</b> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2 <i>,</i> &x

• rel  $\rightarrow$  all previous memory ops must complete before

Does acq/rel require communication with other processors?

•  $acq \rightarrow no$  subsequent memory can ops issue until after

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x, #5	1. L: ld.acq R1, &dataReady
2.	st. <b>rel</b> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2, &x

•	rel $\rightarrow$ all previous memory ops must complete before	Does acq/rel require communication with other processors?
•	acq $\rightarrow$ no subsequent memory can ops issue until after	No. rel ensures no one can see $W(dataReady) \rightarrow W(x)$

Initially, x = 0, y = 0, dataReady = 0

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x <i>,</i> #5	<ol> <li>L: ld.acq R1, &amp;dataReady</li> </ol>
2.	st. <b>rel</b> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2, &x

- rel → all previous memory ops must complete before
- $\operatorname{acq} \rightarrow \operatorname{no}$  subsequent memory can ops issue until after

Does acq/rel require communication with other processors?

No. rel ensures no one can see W(dataReady) -> W(x)

Why do we need Id.acq on P1.1?

Initially, x = 0, y = 0, dataReady = 0

P0:		P1:	
1.	x = 5;	1.	while(!dataReady);
2.	dataReady = 1;	2.	y = x;

P0:		P1:
1.	st &x <i>,</i> #5	<ol> <li>L: ld.acq R1, &amp;dataReady</li> </ol>
2.	st. <b>rel</b> &dataReady, 1	2. sub R1, #1
		3. bnz R1, L
		4. ld R2, &x

- rel → all previous memory ops must complete before
- acq  $\rightarrow$  no subsequent memory can ops issue until after

Does acq/rel require communication with other processors?

No. rel ensures no one can see W(dataReady) -> W(x)

Why do we need Id.acq on P1.1?

So that P1.4 can't execute before P1.1 completes

# Comparing Safety Net Usage

	IBM PowerPC style
Post synchronization code	Wait synchronization code
datum = 5; <b>lwsync</b> datumIsReady = 1;	<pre>while (!datumIsReady) {}; isync = datum;</pre>
Lock release code	LL/SC lock acquisition code
<pre>#end of critical section lwsync #full fence stw r4,r3 #write 0 in r4 to #lock address in r3</pre>	<pre>loop: lwarx r6,0,r3 #load linked cmpw r4,r6 #is lock free? bne- wait #go to wait if not free stwcx. loop #store conditional bne- loop #if SC fails, repeat isync #acquire fence # begin critical section</pre>
in the making all additions	wait: # wait until lock is free
Post synchronization code	IA-64 style Wait synchronization code
<pre>// suppose R1=5, R2=1 st &amp;datum, R1 st.rel &amp;datumIsready,R2</pre>	<pre>wait: ld.acq R1, &amp;datumIsReady sub R2, R1, #1 biz R2, wait ld R3, &amp;datum</pre>

#### Exercise: SP-SC Queue

```
next(x):
    if(x == Q_size-1) return 0;
    else return x+1;
Q_get(data):
    t = Q_tail;
    while(t == Q_head)
    ;
    data = Q_buf[t];
    Q_tail = next(t);
    next(x):
    veturn 0;
    Q_put(data):
    h = Q_head;
    while(next(h) == Q_tail)
    ;
    Q_buf[h] = data;
    Q_head = next(h);
    veturn 0;
    data = Q_buf[t];
    Q_head = next(h);
    veturn 0;
    data = Q_buf[t];
    Q_head = next(h);
    veturn 0;
    data = Q_buf[t];
    veturn 0;
    data = Q_buf[t];
    veturn 0;
    veturn 0;
```

#### Exercise: SP-SC Queue

```
next(x):
    if(x == Q_size-1) return 0;
    else return x+1;
```

```
Q_get(data):
    t = Q_tail;
    while(t == Q_head)
    ;
    data = Q_buf[t];
    Q_tail = next(t);
```

```
Q_put(data):
    h = Q_head;
    while(next(h) == Q_tail)
    ;
    Q_buf[h] = data;
    Q_head = next(h);
```

- 1. Q\_head is last write in Q\_put, so Q\_get never gets "ahead".
- 2. \*single\* p,c only (as advertised)
- 3. Requires ??? before setting Q head
- 4. Devil in the details of "wait"
- 5. No lock  $\rightarrow$  "optimistic"

#### Questions?